Device Structure
+ D$ I, W6 U, N◆ CMOS image sensor
- M$ D' `* y. W3 x" u◆ Image size Diagonal 11.1 mm (Type 2/3) Approx. 5.07 M pixels All-pixel Diagonal 7.7 mm (Type 1/2.35) Approx. 2.11 M pixels 1080p-Full HD
! W7 K* k( C0 _% A◆ Total number of pixels 2464 (H) × 2066 (V) Approx. 5.09 M pixels
$ l4 Z/ ?) m( f! Q7 ^◆ Number of effective pixels 2464 (H) × 2056 (V) Approx. 5.07 M pixels
3 ]* a! [1 D' ] @4 ?/ f◆ Number of active pixels 2464 (H) × 2056 (V) Approx. 5.07 M pixels % d# l; M5 F# ]$ V* {: w6 n
◆ Number of recommended recording pixels 2448 (H) × 2048 (V) Approx. 5.01 M pixels All-pixel 1920 (H) × 1080 (V) Approx. 2.07 M pixels 1080p-Full HD $ F6 H+ i0 Z3 z4 S, z
◆ Unit cell size 3.45 µm (H) × 3.45 µm (V) 7 R5 Y% h" G$ x7 H* ]: g
◆ Optical black Horizontal (H) direction: Front 0 pixels, rear 0 pixels Vertical (V) direction: Front 10 pixels, rear 0 pixels 6 D# T+ w: l: Y! x9 F: _3 \: t
◆ Substrate material Silicon
! A$ m9 X( E* B6 r. R) K3 L8 G
D( j9 ]* w: L/ C7 P: \
5 g) e# \) ^3 [* _Features # r: ~; a, ~! J! x1 M) N& @% u C: h
◆ CMOS active pixel type dots
. D" M0 ^5 d% w) X/ P◆ Built-in timing adjustment circuit, H/V driver and serial communication circuit
) E# p; S9 f1 t) B! _: T. q! [- J◆ Global shutter function ' a, d* b0 e9 P3 a, w
◆ Input frequency 37.125 MHz / 74.25 MHz / 54MHz 5 Z, Q' f: j5 }
◆ Number of recommended recording pixels: 2448 (H) × 2048 (V) approx. 5.01 M pixels
0 R; u" I6 w, h9 g% EReadout mode $ Q6 I/ N6 {, b: Q6 s# ]
All-pixel scan mode & q6 v5 M& s/ V
1080p-Full HD readout mode - G, c4 [" }/ o2 L
Vertical / Horizontal 1 / 2 Subsampling mode
$ |3 Y" p" [, C, d8 }Vertical 2-pixel FD Binning mode ROI mode
8 V+ k# {& W- ~3 a- n R7 QVertical / Horizontal‐Normal / Inverted readout mode ! |& W8 A, ~" s& y# o
◆ Readout rate
+ i- w; {5 q- q7 v& RMaximum frame rate in
' t! l; Z% O, V2 \1 zAll-pixel scan mode: 8 bit 163.4 frame/s, 10 bit:144.7 frame/s, 12 bit:89.5 frame/s 6 B9 j$ C" A, X# u0 d
◆ Variable-speed shutter function (resolution 1 H units) . r! g( q; D A: }: A
◆ 8-bit / 10-bit / 12-bit A/D converter
/ i4 ~$ H" }# t◆ CDS / PGA function 0 dB to 24 dB: Analog Gain (0.1 dB step) 24.1 dB to 48 dB: Analog Gain: 24 dB + Digital Gain: 0.1 dB to 24 dB (0.1 dB step)
1 }5 h2 A( p2 o* Z4 A5 e◆ I/O interface Low voltage LVDS (150 mVp-p) serial (4 ch / 8 ch / 16ch switching) DDR output 9 V R/ Q7 U; b
◆ Recommended lens F number: 2.8 or more (Close side)
6 [' y( |0 G5 g◆ Recommended exit pupil distance: –100 mm to –∞5 o% C' y0 x3 I' @8 F
/ ~( X. d& w% g |
|
