Device Structure
3 _) b/ h: S, p8 h% S◆ CMOS image sensor ; m- j! E5 z+ f' ^
◆ Image size Diagonal 11.1 mm (Type 2/3) Approx. 5.07 M pixels All-pixel Diagonal 7.7 mm (Type 1/2.35) Approx. 2.11 M pixels 1080p-Full HD
5 Y; `$ {: I4 g+ t◆ Total number of pixels 2464 (H) × 2066 (V) Approx. 5.09 M pixels
% T$ P! F) j& L7 B& H◆ Number of effective pixels 2464 (H) × 2056 (V) Approx. 5.07 M pixels
0 C% i' @; G9 G3 U+ e◆ Number of active pixels 2464 (H) × 2056 (V) Approx. 5.07 M pixels
- G" D( f0 o. ?8 b9 J◆ Number of recommended recording pixels 2448 (H) × 2048 (V) Approx. 5.01 M pixels All-pixel 1920 (H) × 1080 (V) Approx. 2.07 M pixels 1080p-Full HD " U( U5 w9 S* C& ~3 j4 F& N8 K
◆ Unit cell size 3.45 µm (H) × 3.45 µm (V) ) ^! G2 |7 ~0 D
◆ Optical black Horizontal (H) direction: Front 0 pixels, rear 0 pixels Vertical (V) direction: Front 10 pixels, rear 0 pixels / e7 }+ E) ^: _! a$ W! `+ e( p( \! o
◆ Substrate material Silicon4 I. }% ]% R u! Y3 G i$ K: P
$ O$ [: v3 Y- g& d; B' p6 n6 r" D; d. D( i0 w
Features , K" W, r Q. f) Y. \
◆ CMOS active pixel type dots
' o6 A0 d" U" S! E; |◆ Built-in timing adjustment circuit, H/V driver and serial communication circuit
# w9 w3 v7 S2 {& U6 n* r4 c1 P◆ Global shutter function
5 D; m7 x+ V. ~: ~◆ Input frequency 37.125 MHz / 74.25 MHz / 54MHz
7 N+ e+ Y2 r. ]1 m) S5 ^◆ Number of recommended recording pixels: 2448 (H) × 2048 (V) approx. 5.01 M pixels
A) ~9 V- F) O) ?4 p$ lReadout mode
4 Z8 i( q, N# [/ E7 Y% b Y; {7 GAll-pixel scan mode
" m6 ]% {; m, s1080p-Full HD readout mode
2 Z% v6 u; ?1 _2 iVertical / Horizontal 1 / 2 Subsampling mode
( ?) h' r3 s* x1 s! P& j7 sVertical 2-pixel FD Binning mode ROI mode
! Q! R) W! E2 r- Z uVertical / Horizontal‐Normal / Inverted readout mode
' n1 y8 h/ h/ C◆ Readout rate 0 K8 W5 s0 J) N3 W( R2 R/ r% J
Maximum frame rate in
; Z6 c6 ]* m+ p6 W; DAll-pixel scan mode: 8 bit 163.4 frame/s, 10 bit:144.7 frame/s, 12 bit:89.5 frame/s
. b) Z8 |6 D% D6 \- R' P! P◆ Variable-speed shutter function (resolution 1 H units) : \7 }4 z2 P7 N) \8 w; ]
◆ 8-bit / 10-bit / 12-bit A/D converter 2 W; G! |; ]: s: l; N8 E5 N6 h
◆ CDS / PGA function 0 dB to 24 dB: Analog Gain (0.1 dB step) 24.1 dB to 48 dB: Analog Gain: 24 dB + Digital Gain: 0.1 dB to 24 dB (0.1 dB step)
. ]$ u7 `8 P5 A' {, z◆ I/O interface Low voltage LVDS (150 mVp-p) serial (4 ch / 8 ch / 16ch switching) DDR output
' w \. ]7 N w4 \! A6 O◆ Recommended lens F number: 2.8 or more (Close side) 1 e0 F9 M8 ]2 F; }
◆ Recommended exit pupil distance: –100 mm to –∞ N" j% Y1 U1 p
* `. g4 z; s& Y+ ]# o |
|Shenzhen Lianshi Electronics Co., Ltd
( 粤ICP备13003189号 )
发表于 2022-3-29 21:22:13