Device Structure - ?9 z, ~% ^# t) }
◆ CMOS image sensor % F4 g6 D& a. q3 ~( b
◆ Image size Diagonal 11.1 mm (Type 2/3) Approx. 5.07 M pixels All-pixel Diagonal 7.7 mm (Type 1/2.35) Approx. 2.11 M pixels 1080p-Full HD
! o4 `, q, p! D' W◆ Total number of pixels 2464 (H) × 2066 (V) Approx. 5.09 M pixels
: K( l8 S" A3 [( F3 [0 H% G8 Y( ^◆ Number of effective pixels 2464 (H) × 2056 (V) Approx. 5.07 M pixels % W8 f O1 k: a" C6 @% V6 I# {
◆ Number of active pixels 2464 (H) × 2056 (V) Approx. 5.07 M pixels ' c9 G6 L, D0 o6 H
◆ Number of recommended recording pixels 2448 (H) × 2048 (V) Approx. 5.01 M pixels All-pixel 1920 (H) × 1080 (V) Approx. 2.07 M pixels 1080p-Full HD : Q6 M; v7 U* E" i
◆ Unit cell size 3.45 µm (H) × 3.45 µm (V)
& V; E& s2 g F8 D% b( m2 ]( R/ N◆ Optical black Horizontal (H) direction: Front 0 pixels, rear 0 pixels Vertical (V) direction: Front 10 pixels, rear 0 pixels $ {! q- k! Y7 s3 r7 I, S; _7 t
◆ Substrate material Silicon
1 q+ d, {! E B0 [ `1 l8 b! _# Q0 g/ |$ X
$ D! G0 \1 j. XFeatures
/ V1 s' K( M/ R◆ CMOS active pixel type dots
" M; |( N- X8 X$ Q; b◆ Built-in timing adjustment circuit, H/V driver and serial communication circuit / ]+ ?9 b8 T$ |/ K# J
◆ Global shutter function
, u4 M/ X6 D3 Y4 l◆ Input frequency 37.125 MHz / 74.25 MHz / 54MHz 3 x! V8 p4 `2 [. a2 M6 @
◆ Number of recommended recording pixels: 2448 (H) × 2048 (V) approx. 5.01 M pixels
1 z$ m' A: `, u yReadout mode . s8 Q2 o, L9 g# l9 U! I/ v
All-pixel scan mode 7 @+ O5 x# R$ e8 U
1080p-Full HD readout mode 7 C0 G9 R0 W1 D. b$ r9 I
Vertical / Horizontal 1 / 2 Subsampling mode : ~9 ^' b" H p7 V- V' g" U
Vertical 2-pixel FD Binning mode ROI mode 4 P8 a, a0 Y0 E4 Q" J' s
Vertical / Horizontal‐Normal / Inverted readout mode 9 ?8 d: O8 b' o7 i7 o' ]# a+ A
◆ Readout rate
^# b! G' u) m, z, o% y* V7 y9 q5 HMaximum frame rate in & T6 l. Q" E3 Y7 x! V9 N' ]
All-pixel scan mode: 8 bit 163.4 frame/s, 10 bit:144.7 frame/s, 12 bit:89.5 frame/s K, w9 H$ A0 v: }' Y
◆ Variable-speed shutter function (resolution 1 H units) $ k1 J B. e X0 R2 Q
◆ 8-bit / 10-bit / 12-bit A/D converter 6 o0 [5 u- E6 b- [
◆ CDS / PGA function 0 dB to 24 dB: Analog Gain (0.1 dB step) 24.1 dB to 48 dB: Analog Gain: 24 dB + Digital Gain: 0.1 dB to 24 dB (0.1 dB step) 6 o" b7 P& O& z( ~
◆ I/O interface Low voltage LVDS (150 mVp-p) serial (4 ch / 8 ch / 16ch switching) DDR output & b2 K9 B; r+ {! s6 [+ I. Q2 X. {
◆ Recommended lens F number: 2.8 or more (Close side)
# A+ f8 |$ l) H; d' m◆ Recommended exit pupil distance: –100 mm to –∞. J4 @: B5 h* }# `+ F
& z! \1 w4 H5 u! P; D6 J
|
|Shenzhen Lianshi Electronics Co., Ltd
( 粤ICP备13003189号 )
发表于 2022-3-29 21:22:13