Device Structure + `" L: C- h0 g! t: Z
◆ CMOS image sensor
, `! p% N( ~+ O( O/ [' g◆ Image size Diagonal 11.1 mm (Type 2/3) Approx. 5.07 M pixels All-pixel Diagonal 7.7 mm (Type 1/2.35) Approx. 2.11 M pixels 1080p-Full HD : ]) x+ i% D- [, u7 T
◆ Total number of pixels 2464 (H) × 2066 (V) Approx. 5.09 M pixels 5 V) y1 s- z n5 L7 @8 w! F {
◆ Number of effective pixels 2464 (H) × 2056 (V) Approx. 5.07 M pixels & T5 `" q( v/ f5 V( g0 e
◆ Number of active pixels 2464 (H) × 2056 (V) Approx. 5.07 M pixels
: b6 z) P* a7 V! Q/ T' x◆ Number of recommended recording pixels 2448 (H) × 2048 (V) Approx. 5.01 M pixels All-pixel 1920 (H) × 1080 (V) Approx. 2.07 M pixels 1080p-Full HD ! E& ~+ e5 c( f
◆ Unit cell size 3.45 µm (H) × 3.45 µm (V)
: X! ]" n. G# _8 E◆ Optical black Horizontal (H) direction: Front 0 pixels, rear 0 pixels Vertical (V) direction: Front 10 pixels, rear 0 pixels 3 {) ^/ n. ` T8 M5 ?
◆ Substrate material Silicon
! d8 t; L: D, X M9 u9 D! y. |; l6 g' u: G, x9 P% }
* r+ c! u! @0 h
Features 0 j* b& f4 N0 B
◆ CMOS active pixel type dots & ~$ \2 P. M2 D& s
◆ Built-in timing adjustment circuit, H/V driver and serial communication circuit 1 o7 I) ~* F& I& U* X
◆ Global shutter function
1 {( M$ F- R/ H3 X4 B+ f7 s' V◆ Input frequency 37.125 MHz / 74.25 MHz / 54MHz
' z4 `5 p8 ^ W6 [2 [◆ Number of recommended recording pixels: 2448 (H) × 2048 (V) approx. 5.01 M pixels % B I/ B* m# Y& O8 t4 \0 S' x# U
Readout mode
- I! R( e( J" c3 {All-pixel scan mode 5 C& X/ k: p) K5 f2 B2 Z7 H' a8 b
1080p-Full HD readout mode / u, F/ x% v! G+ }! Y
Vertical / Horizontal 1 / 2 Subsampling mode
. i5 R/ I0 r& e2 V- xVertical 2-pixel FD Binning mode ROI mode
5 n* V4 K6 v7 X% GVertical / Horizontal‐Normal / Inverted readout mode
! l" Q4 p) }; [- x◆ Readout rate 6 j) l2 h: i9 F8 o" G/ V/ F! ?
Maximum frame rate in 3 h1 |, m+ F+ `# F' ^# z
All-pixel scan mode: 8 bit 163.4 frame/s, 10 bit:144.7 frame/s, 12 bit:89.5 frame/s
2 A; q( q$ ^1 g* d+ r, K! g* y◆ Variable-speed shutter function (resolution 1 H units) ) K; |& P! X* t5 k
◆ 8-bit / 10-bit / 12-bit A/D converter + }5 O" X* r# x* S0 ?/ _. B* ~
◆ CDS / PGA function 0 dB to 24 dB: Analog Gain (0.1 dB step) 24.1 dB to 48 dB: Analog Gain: 24 dB + Digital Gain: 0.1 dB to 24 dB (0.1 dB step) ; Q0 I% M: y' E8 {( O
◆ I/O interface Low voltage LVDS (150 mVp-p) serial (4 ch / 8 ch / 16ch switching) DDR output
% m( k0 a& E g! ^1 R. N1 } q J◆ Recommended lens F number: 2.8 or more (Close side) 5 y- F% V9 r0 |( F# A- r
◆ Recommended exit pupil distance: –100 mm to –∞
7 O5 D/ F: g: Y. }
9 T% @* ~/ I+ I8 l. I! } |
|Shenzhen Lianshi Electronics Co., Ltd
( 粤ICP备13003189号 )
发表于 2022-3-29 21:22:13