Device Structure
. `% N* z. Q% k' {1 J◆ CMOS image sensor 4 m3 P& N0 ?! x& q
◆ Image size Diagonal 11.1 mm (Type 2/3) Approx. 5.07 M pixels All-pixel Diagonal 7.7 mm (Type 1/2.35) Approx. 2.11 M pixels 1080p-Full HD
6 N: E+ z" P5 K) ?! q" J◆ Total number of pixels 2464 (H) × 2066 (V) Approx. 5.09 M pixels
3 d, V0 k% g6 g2 Z; p◆ Number of effective pixels 2464 (H) × 2056 (V) Approx. 5.07 M pixels / ]4 q+ f5 `+ E
◆ Number of active pixels 2464 (H) × 2056 (V) Approx. 5.07 M pixels ! B3 A% |2 T: ?$ D+ t
◆ Number of recommended recording pixels 2448 (H) × 2048 (V) Approx. 5.01 M pixels All-pixel 1920 (H) × 1080 (V) Approx. 2.07 M pixels 1080p-Full HD / F- H: b7 k& F; S' f* R/ @/ a% k
◆ Unit cell size 3.45 µm (H) × 3.45 µm (V) " O& ]. h# T# {0 @1 l& o; _
◆ Optical black Horizontal (H) direction: Front 0 pixels, rear 0 pixels Vertical (V) direction: Front 10 pixels, rear 0 pixels
, t8 u0 b9 i0 Y◆ Substrate material Silicon. j$ j' F1 u* F1 V
0 s a3 n0 ~: R$ m5 x: G& b% q) ?! I$ ~ I/ F4 R2 t( y) |
Features 2 Q6 r) U8 o# l
◆ CMOS active pixel type dots
7 \: h: [( f( x3 U2 t◆ Built-in timing adjustment circuit, H/V driver and serial communication circuit
7 K9 K q5 v# B6 V) O: _0 f◆ Global shutter function * K) _6 A+ }( B) {& l- H
◆ Input frequency 37.125 MHz / 74.25 MHz / 54MHz
! k( y) C" k4 `◆ Number of recommended recording pixels: 2448 (H) × 2048 (V) approx. 5.01 M pixels 7 M; H1 U6 E* N* }# x
Readout mode
& u% |: g h* b0 y! eAll-pixel scan mode
/ b; y3 _7 _7 L o3 ? C1080p-Full HD readout mode % C& j C- ~% J1 S3 J
Vertical / Horizontal 1 / 2 Subsampling mode 7 ~1 m; n9 e; S& }8 D
Vertical 2-pixel FD Binning mode ROI mode # |! d; p, I$ K% Y9 e7 U7 h) V
Vertical / Horizontal‐Normal / Inverted readout mode $ n- {9 W! m& p+ M! Q
◆ Readout rate
: R' p2 U3 @$ R3 r2 A5 T8 _3 D- GMaximum frame rate in $ J: y0 R: {" m# z8 \( e: ^
All-pixel scan mode: 8 bit 163.4 frame/s, 10 bit:144.7 frame/s, 12 bit:89.5 frame/s F K3 n+ a5 g' F! c
◆ Variable-speed shutter function (resolution 1 H units) - `& u) i+ i2 E- y8 o& Q
◆ 8-bit / 10-bit / 12-bit A/D converter
4 o+ l* c R, `" [" l% V◆ CDS / PGA function 0 dB to 24 dB: Analog Gain (0.1 dB step) 24.1 dB to 48 dB: Analog Gain: 24 dB + Digital Gain: 0.1 dB to 24 dB (0.1 dB step)
* t7 V; b ]- Q; ^0 ~4 W- a" q/ `% v◆ I/O interface Low voltage LVDS (150 mVp-p) serial (4 ch / 8 ch / 16ch switching) DDR output
; w8 z) d+ ?/ I+ ]7 x' ]0 x' m2 u◆ Recommended lens F number: 2.8 or more (Close side) ! A0 g$ k' }% b" c' R
◆ Recommended exit pupil distance: –100 mm to –∞5 j% n9 h+ _! |
$ X1 n# J' h4 r* v6 T
|
|Shenzhen Lianshi Electronics Co., Ltd
( 粤ICP备13003189号 )
发表于 2022-3-29 21:22:13