Device Structure ( y9 o: a+ [& e# V7 G0 `
◆ CMOS image sensor
5 w; @! [& x) H◆ Image size Diagonal 11.1 mm (Type 2/3) Approx. 5.07 M pixels All-pixel Diagonal 7.7 mm (Type 1/2.35) Approx. 2.11 M pixels 1080p-Full HD 8 ]: h/ s" P; K/ C% R
◆ Total number of pixels 2464 (H) × 2066 (V) Approx. 5.09 M pixels
- t6 ^- ~( p" v/ I0 I$ `◆ Number of effective pixels 2464 (H) × 2056 (V) Approx. 5.07 M pixels / ?# x6 j6 {! F% W' ?* T" ?. G
◆ Number of active pixels 2464 (H) × 2056 (V) Approx. 5.07 M pixels b5 j7 G& ?, @* z2 x7 E7 g
◆ Number of recommended recording pixels 2448 (H) × 2048 (V) Approx. 5.01 M pixels All-pixel 1920 (H) × 1080 (V) Approx. 2.07 M pixels 1080p-Full HD
1 K* Z/ c4 J4 S1 c! M0 P( A) a◆ Unit cell size 3.45 µm (H) × 3.45 µm (V)
1 h# {, g, W- H( M◆ Optical black Horizontal (H) direction: Front 0 pixels, rear 0 pixels Vertical (V) direction: Front 10 pixels, rear 0 pixels * y/ w: w6 ?0 h# `. f
◆ Substrate material Silicon1 D5 H2 K- c+ d, k2 _" \6 }9 |
7 e g( O: Q$ T0 b
3 v# x. T1 a) y- u
Features $ L8 j) l2 H1 A/ N- k8 x
◆ CMOS active pixel type dots
6 o2 p ^2 I1 O# c4 a5 l! S+ z◆ Built-in timing adjustment circuit, H/V driver and serial communication circuit
8 p6 @ A, | A# s◆ Global shutter function
/ M) [+ ?& ?! G◆ Input frequency 37.125 MHz / 74.25 MHz / 54MHz
4 p# ^: n2 F& T4 m& q◆ Number of recommended recording pixels: 2448 (H) × 2048 (V) approx. 5.01 M pixels & K: G' ]* {. v$ N
Readout mode
/ a* |0 E- i; B: |% ?& cAll-pixel scan mode 9 m9 `2 N$ P8 U' u- o0 M
1080p-Full HD readout mode 8 `4 l. A8 j) t- \) \( w, I4 q! x
Vertical / Horizontal 1 / 2 Subsampling mode
0 Y( _7 l- [: p# w* u0 D5 uVertical 2-pixel FD Binning mode ROI mode
8 f; K3 @1 o c- yVertical / Horizontal‐Normal / Inverted readout mode " R. `/ y( i$ n3 u9 \
◆ Readout rate
3 `: A* F3 h0 `% mMaximum frame rate in
$ e6 a) l* N5 z! t$ d' L/ ^All-pixel scan mode: 8 bit 163.4 frame/s, 10 bit:144.7 frame/s, 12 bit:89.5 frame/s ' ~& A. j. r$ E7 H: E
◆ Variable-speed shutter function (resolution 1 H units) ; B. t7 y) n7 G* G: y9 @, L
◆ 8-bit / 10-bit / 12-bit A/D converter ( V) F; q8 [& N3 g5 E D
◆ CDS / PGA function 0 dB to 24 dB: Analog Gain (0.1 dB step) 24.1 dB to 48 dB: Analog Gain: 24 dB + Digital Gain: 0.1 dB to 24 dB (0.1 dB step)
4 X( ?+ T& Z ]◆ I/O interface Low voltage LVDS (150 mVp-p) serial (4 ch / 8 ch / 16ch switching) DDR output
, I& J, O4 F$ ~' K5 E◆ Recommended lens F number: 2.8 or more (Close side)
3 \3 ^( i( @; E2 h% n0 |◆ Recommended exit pupil distance: –100 mm to –∞1 X+ `" t0 F0 R4 J" ~* M: i
# n5 G9 V# h/ n: } J) B" @
|
|Shenzhen Lianshi Electronics Co., Ltd
( 粤ICP备13003189号 )
发表于 2022-3-29 21:22:13