Device Structure
0 D3 g/ E; ?! Q2 r3 s) {, s, M& B& |◆ CMOS image sensor
- e# A S9 v) q) J◆ Image size Diagonal 11.1 mm (Type 2/3) Approx. 5.07 M pixels All-pixel Diagonal 7.7 mm (Type 1/2.35) Approx. 2.11 M pixels 1080p-Full HD
3 \2 k+ a/ \$ `! |◆ Total number of pixels 2464 (H) × 2066 (V) Approx. 5.09 M pixels " D8 ^ e" S$ ~/ C% n7 f8 G
◆ Number of effective pixels 2464 (H) × 2056 (V) Approx. 5.07 M pixels
- \3 {. L" A/ a8 B3 K: F◆ Number of active pixels 2464 (H) × 2056 (V) Approx. 5.07 M pixels , ? }/ d+ L0 h" i5 x: U- \' H
◆ Number of recommended recording pixels 2448 (H) × 2048 (V) Approx. 5.01 M pixels All-pixel 1920 (H) × 1080 (V) Approx. 2.07 M pixels 1080p-Full HD
2 k" X2 A9 i0 k8 _) V/ {◆ Unit cell size 3.45 µm (H) × 3.45 µm (V) # d# ~. p6 e' V4 S% d+ `
◆ Optical black Horizontal (H) direction: Front 0 pixels, rear 0 pixels Vertical (V) direction: Front 10 pixels, rear 0 pixels # T" p" ?$ W1 _/ R5 ?8 ?8 s
◆ Substrate material Silicon
1 \* m+ v$ Y/ r: ` ]2 L/ b, R! D' b; N& Y+ S) B3 v+ D s
4 w6 f7 w, Y. f
Features 9 Y' M- Z4 [8 p" b3 P8 j
◆ CMOS active pixel type dots " L5 a/ ^2 A; N; }4 M
◆ Built-in timing adjustment circuit, H/V driver and serial communication circuit
6 Z1 ~1 z6 j3 Q8 [- U; C9 e◆ Global shutter function + F8 `$ M, ]. V( [
◆ Input frequency 37.125 MHz / 74.25 MHz / 54MHz $ Y* n; A. T9 [6 m7 S% ~9 }5 f
◆ Number of recommended recording pixels: 2448 (H) × 2048 (V) approx. 5.01 M pixels
8 o7 ~* A7 {' S; N t' X4 W* g0 q' [Readout mode
& p! ^# Z# {. r u6 N gAll-pixel scan mode ( B* s c( }" I- _
1080p-Full HD readout mode
. Y- O; I3 o) o2 ^+ l3 f5 r0 {- LVertical / Horizontal 1 / 2 Subsampling mode
6 C; ?+ n7 d7 Z5 Q. IVertical 2-pixel FD Binning mode ROI mode + L# P: x3 D4 U* I1 e
Vertical / Horizontal‐Normal / Inverted readout mode
: R$ R' [$ Y' @3 A6 f3 g; P◆ Readout rate 7 g' r, Y3 P* X
Maximum frame rate in * s6 y7 Y2 ~0 f
All-pixel scan mode: 8 bit 163.4 frame/s, 10 bit:144.7 frame/s, 12 bit:89.5 frame/s
/ {( |+ e$ V0 Y4 }* v. `' f" {( C2 p◆ Variable-speed shutter function (resolution 1 H units)
$ I. \1 t O# O8 T◆ 8-bit / 10-bit / 12-bit A/D converter
4 p. |( U1 S) W6 C1 ^◆ CDS / PGA function 0 dB to 24 dB: Analog Gain (0.1 dB step) 24.1 dB to 48 dB: Analog Gain: 24 dB + Digital Gain: 0.1 dB to 24 dB (0.1 dB step)
7 k8 |+ C4 y: _: H5 Z {◆ I/O interface Low voltage LVDS (150 mVp-p) serial (4 ch / 8 ch / 16ch switching) DDR output * Q0 ]1 f# ~" P2 F! W1 r P1 w& m
◆ Recommended lens F number: 2.8 or more (Close side) 9 `; C& R' `; \# i
◆ Recommended exit pupil distance: –100 mm to –∞
' z6 M4 z8 z4 j4 J3 J& v9 Q6 ]' b7 X7 L, ~/ P( z* Q# _* O
|
|Shenzhen Lianshi Electronics Co., Ltd
( 粤ICP备13003189号 )
发表于 2022-3-29 21:22:13