Device Structure
0 ^- h/ V9 f. K% {' c◆ CMOS image sensor 9 f L3 x( b2 Z: I3 ~. ~, d3 c( N
◆ Image size Diagonal 11.1 mm (Type 2/3) Approx. 5.07 M pixels All-pixel Diagonal 7.7 mm (Type 1/2.35) Approx. 2.11 M pixels 1080p-Full HD
" `% _5 u6 m x P5 L◆ Total number of pixels 2464 (H) × 2066 (V) Approx. 5.09 M pixels ! @3 Q G5 ?" X# m7 J6 A- l
◆ Number of effective pixels 2464 (H) × 2056 (V) Approx. 5.07 M pixels l! E7 h9 H7 C* X! [2 `
◆ Number of active pixels 2464 (H) × 2056 (V) Approx. 5.07 M pixels . X3 ?* C; ^: p4 |& W# @ r: g
◆ Number of recommended recording pixels 2448 (H) × 2048 (V) Approx. 5.01 M pixels All-pixel 1920 (H) × 1080 (V) Approx. 2.07 M pixels 1080p-Full HD 6 j0 S4 g* f; f# u+ @
◆ Unit cell size 3.45 µm (H) × 3.45 µm (V) : e' @3 W2 I6 z. C
◆ Optical black Horizontal (H) direction: Front 0 pixels, rear 0 pixels Vertical (V) direction: Front 10 pixels, rear 0 pixels . _4 |6 f# ?7 N4 I3 q7 L/ `
◆ Substrate material Silicon2 [6 |( T# |4 z4 u3 H9 ^& I, y2 v
8 S( d" j0 l+ Q% Y( b: D
: p. f% \( W- wFeatures
" B) n- W2 `9 u6 V R" b0 X◆ CMOS active pixel type dots - P8 z% ` v8 ^
◆ Built-in timing adjustment circuit, H/V driver and serial communication circuit 2 | K+ Y( m7 Z- l7 P' `
◆ Global shutter function + _6 P3 L, Z5 ~6 t
◆ Input frequency 37.125 MHz / 74.25 MHz / 54MHz
0 `) Z# k' e) g+ Z◆ Number of recommended recording pixels: 2448 (H) × 2048 (V) approx. 5.01 M pixels , K, r. ]5 f5 f; T
Readout mode
, X5 \8 O; c+ |! Y1 e* `4 wAll-pixel scan mode + p) u$ H3 X; K4 }; l; Q; a
1080p-Full HD readout mode - h% j' `! H, S' A( Y/ U
Vertical / Horizontal 1 / 2 Subsampling mode
9 d4 V% W- a: nVertical 2-pixel FD Binning mode ROI mode * ]5 j @' n- P$ k" A b$ s9 O
Vertical / Horizontal‐Normal / Inverted readout mode
7 V9 F; M o8 @◆ Readout rate 4 |, z1 `/ U8 K- k% z$ d8 l
Maximum frame rate in
. Y# i6 X( A$ \$ O, k/ nAll-pixel scan mode: 8 bit 163.4 frame/s, 10 bit:144.7 frame/s, 12 bit:89.5 frame/s
) G% P: E Y0 ]◆ Variable-speed shutter function (resolution 1 H units)
) S. a2 `* B6 A' [& v/ Y3 Q◆ 8-bit / 10-bit / 12-bit A/D converter
# H3 J5 g# z4 ~9 X; S◆ CDS / PGA function 0 dB to 24 dB: Analog Gain (0.1 dB step) 24.1 dB to 48 dB: Analog Gain: 24 dB + Digital Gain: 0.1 dB to 24 dB (0.1 dB step) ' P! _" B; [5 P2 ^! i8 w0 `
◆ I/O interface Low voltage LVDS (150 mVp-p) serial (4 ch / 8 ch / 16ch switching) DDR output
. z1 ^8 C, l) k% C% f6 B◆ Recommended lens F number: 2.8 or more (Close side) & T" Q2 t% i* h( m: _! l8 t0 v8 g
◆ Recommended exit pupil distance: –100 mm to –∞( t2 Y4 s" p% N6 J
# V# O$ t: J7 ~% n- O, Y
|
|Shenzhen Lianshi Electronics Co., Ltd
( 粤ICP备13003189号 )
发表于 2022-3-29 21:22:13