Device Structure 0 x# v% {( |4 J' k7 Z" o
◆ CMOS image sensor ( ~3 r/ X6 \+ J& C( ~" V
◆ Image size Diagonal 11.1 mm (Type 2/3) Approx. 5.07 M pixels All-pixel Diagonal 7.7 mm (Type 1/2.35) Approx. 2.11 M pixels 1080p-Full HD 0 ^$ W5 G u+ s6 u% O4 u, r& F
◆ Total number of pixels 2464 (H) × 2066 (V) Approx. 5.09 M pixels 2 W3 A8 h" r6 J' x, I2 T" i( ]
◆ Number of effective pixels 2464 (H) × 2056 (V) Approx. 5.07 M pixels $ @" J6 t# w0 R8 ?, O: @9 r0 R! A
◆ Number of active pixels 2464 (H) × 2056 (V) Approx. 5.07 M pixels
; W' n0 v; {8 q+ N) }' |◆ Number of recommended recording pixels 2448 (H) × 2048 (V) Approx. 5.01 M pixels All-pixel 1920 (H) × 1080 (V) Approx. 2.07 M pixels 1080p-Full HD % A4 c: V6 S F$ U, g" g( r
◆ Unit cell size 3.45 µm (H) × 3.45 µm (V) % Y, \, \; Z; Z3 w
◆ Optical black Horizontal (H) direction: Front 0 pixels, rear 0 pixels Vertical (V) direction: Front 10 pixels, rear 0 pixels / y! w) U6 U& f" y) R& C5 z
◆ Substrate material Silicon, L7 t. e# S. t2 y
+ v. x$ s% ~6 ^; }' f
0 t2 K, n% @+ _- w' L$ zFeatures
! i% H" {. Z) ^; M0 ]3 ^% w3 c◆ CMOS active pixel type dots 2 N, Z+ a9 }5 @6 X% } r+ U: t
◆ Built-in timing adjustment circuit, H/V driver and serial communication circuit
- M1 r% c$ v6 t' Y: q: H h9 J◆ Global shutter function 7 T% x( n: A5 U4 Z3 l
◆ Input frequency 37.125 MHz / 74.25 MHz / 54MHz ' R$ E0 s! V6 w5 `% H
◆ Number of recommended recording pixels: 2448 (H) × 2048 (V) approx. 5.01 M pixels 4 [0 i' R! x, t
Readout mode 3 M) U6 c9 p+ M) f
All-pixel scan mode $ w7 x0 k: }- p/ Z* e$ S
1080p-Full HD readout mode ' q C" f+ l7 A; h
Vertical / Horizontal 1 / 2 Subsampling mode
$ ^% \" b8 a; c0 ~5 qVertical 2-pixel FD Binning mode ROI mode
. \; s/ ^! `! o- q! |. ^5 h- LVertical / Horizontal‐Normal / Inverted readout mode : P; m8 Q4 m! A4 O
◆ Readout rate ' [* h4 i- j! Q( z9 {8 F8 m* v& A
Maximum frame rate in ( g; }- i; y. r% A. o
All-pixel scan mode: 8 bit 163.4 frame/s, 10 bit:144.7 frame/s, 12 bit:89.5 frame/s : m" H5 h# ^8 h
◆ Variable-speed shutter function (resolution 1 H units) , V$ z+ q0 U8 E6 {) j; f9 T& n
◆ 8-bit / 10-bit / 12-bit A/D converter & \. I( u W* `/ ^" z" Z- p) e4 O
◆ CDS / PGA function 0 dB to 24 dB: Analog Gain (0.1 dB step) 24.1 dB to 48 dB: Analog Gain: 24 dB + Digital Gain: 0.1 dB to 24 dB (0.1 dB step)
. _7 y$ V$ X/ M: o: q3 y◆ I/O interface Low voltage LVDS (150 mVp-p) serial (4 ch / 8 ch / 16ch switching) DDR output 2 }" k- j+ P0 o% q
◆ Recommended lens F number: 2.8 or more (Close side) % O0 q# F7 Z' j3 s
◆ Recommended exit pupil distance: –100 mm to –∞
5 z3 k8 [/ |( e* ?+ g/ |: T. A9 S. p6 s, ^2 n
|
|Shenzhen Lianshi Electronics Co., Ltd
( 粤ICP备13003189号 )
发表于 2022-3-29 21:22:13