Device Structure A: N P: j7 I x4 i! z+ c
◆ CMOS image sensor
# ?4 ]* W# t4 [3 J% X$ l6 K◆ Image size Diagonal 11.1 mm (Type 2/3) Approx. 5.07 M pixels All-pixel Diagonal 7.7 mm (Type 1/2.35) Approx. 2.11 M pixels 1080p-Full HD ) @9 e V7 I, G( p3 E( c- }! Y, a
◆ Total number of pixels 2464 (H) × 2066 (V) Approx. 5.09 M pixels
4 R; @7 u: z$ p: }' D/ k◆ Number of effective pixels 2464 (H) × 2056 (V) Approx. 5.07 M pixels
5 E6 ]$ y8 y8 h+ l! k0 T9 z◆ Number of active pixels 2464 (H) × 2056 (V) Approx. 5.07 M pixels & n1 {+ F0 T+ n
◆ Number of recommended recording pixels 2448 (H) × 2048 (V) Approx. 5.01 M pixels All-pixel 1920 (H) × 1080 (V) Approx. 2.07 M pixels 1080p-Full HD 3 }* I2 o! O) c/ V9 v* Y7 ~
◆ Unit cell size 3.45 µm (H) × 3.45 µm (V) ; c, G1 i* r- u! c9 z" @
◆ Optical black Horizontal (H) direction: Front 0 pixels, rear 0 pixels Vertical (V) direction: Front 10 pixels, rear 0 pixels
9 W/ o9 i8 U9 I0 [/ F* h+ a2 b" e◆ Substrate material Silicon
1 [) Q2 ?( J! M9 w2 |2 Q4 p, U) a! a& ^# k+ E n
$ g' A) t8 e7 ^7 a/ J2 L- X0 dFeatures
5 R7 B" D0 A+ k% ?* c2 h# V◆ CMOS active pixel type dots 8 U+ E7 Q' Y# d2 K
◆ Built-in timing adjustment circuit, H/V driver and serial communication circuit
2 `: j0 J' F9 Q& y2 h◆ Global shutter function 8 k! m5 }' Y" S/ U3 P$ A$ C1 x
◆ Input frequency 37.125 MHz / 74.25 MHz / 54MHz
; \2 q/ E' h, @. C0 v8 A◆ Number of recommended recording pixels: 2448 (H) × 2048 (V) approx. 5.01 M pixels , ]# X8 J% o5 g! R+ r
Readout mode
, b! X9 b g4 y# ?: v* SAll-pixel scan mode - F2 j" v. T7 ^
1080p-Full HD readout mode
, S, P3 z& @( q# e9 ZVertical / Horizontal 1 / 2 Subsampling mode ( G$ N) J# w2 [. J- l3 y
Vertical 2-pixel FD Binning mode ROI mode
( i3 l7 i9 \$ X* M/ cVertical / Horizontal‐Normal / Inverted readout mode
* ], i t' D$ z& o◆ Readout rate
4 v3 [3 N$ x- YMaximum frame rate in
, `8 F7 d/ v( \All-pixel scan mode: 8 bit 163.4 frame/s, 10 bit:144.7 frame/s, 12 bit:89.5 frame/s
7 z$ v/ H& ^8 N, y- e. f I◆ Variable-speed shutter function (resolution 1 H units)
. z/ A O/ m$ I. g3 ]7 J% j◆ 8-bit / 10-bit / 12-bit A/D converter : {7 K+ X. O& M
◆ CDS / PGA function 0 dB to 24 dB: Analog Gain (0.1 dB step) 24.1 dB to 48 dB: Analog Gain: 24 dB + Digital Gain: 0.1 dB to 24 dB (0.1 dB step) 9 s- d! k1 T5 Z& l- F q3 H7 s' [
◆ I/O interface Low voltage LVDS (150 mVp-p) serial (4 ch / 8 ch / 16ch switching) DDR output
! r- E! j2 V2 R. _6 H! i◆ Recommended lens F number: 2.8 or more (Close side)
7 W: @9 Q! Y& K8 T3 ^- D7 t! e8 R◆ Recommended exit pupil distance: –100 mm to –∞- U2 A. P; Y, e* |9 j( w
3 E# H2 ~. D" k$ h3 p# _9 m' i
|
|Shenzhen Lianshi Electronics Co., Ltd
( 粤ICP备13003189号 )
发表于 2022-3-29 21:22:13